

# IO Type 8 bit MTP MCU with 2K-bit EEPROM Datasheet

Version 0.00 - July 10, 2025

Copyright © 2025 by PADAUK Technology Co., Ltd., all rights reserved.



# **IMPORTANT NOTICE**

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those which may involve potential risks of death, personal injury, fire or severe property damage.

Any programming software provided by PADAUK Technology to customers is of a service and reference nature and does not have any responsibility for software vulnerabilities. PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



# **Table of content**

1. Description	6
2. Application	6
3. Ordering / Package Information	7
4. EEPROM Device Characteristics	9
4.1. Reliability Parameters <sup>[1]</sup>	9
4.2. Capacitance [1]	9
4.3. DC Description	10
4.4. AC Characteristic	11
5. Internal communications	12
5.1. Bus Timing	12
5.2. Write cycle timing	12
5.3. EEPROM communication signal	13
5.3.1. Start and stop signals(Start / Stop)	13
5.3.2. Response Signal(ACK)	14
5.3.3. Standby mode	14
5.3.4. Software Reset	14
5.4. EEPROM communication signal	15
5.4.1. Device address	15
5.4.2. Data Address	15
5.4.3. Single Byte Write Operation	16
5.4.4. Page Write Operation	16
5.4.5. Answer Polling	17
5.4.6. Read operation	17
5.4.7. Read current address	18



# 8bit MTP Type IO Controller, with 2K-bit EEPROM

5.4.8. Random Read	19
5.4.9. Sequential Reading	20
6. Programming	21
6.1 Normal Programming	21
6.2 On-Board Programming	22
7. Typical Application	22
8. Project file Demo	23
9. Package Information	24
SOP8(Pitch=1.27mm=0.05inch, Body Width=3.9mm=150mil=0.15inch)	24
SOP16(Pitch=1.27mm=0.05inch. Body Width=3.99mm=150mil=0.15inch)	25



# 8bit MTP Type IO Controller, with 2K-bit EEPROM

# **Revision History**

Revision	Date	Description		
0.00	2025/07/10	Preliminary version		

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

#### 1. Description

YFS1544 series mainly consists of two parts:

- PFS154 MCU
- 2Kbit EEPROM

Among them, PFS154 is an IO type MTP MCU, supporting Mini-C / ASM language, easy to program. For details on the use of PFS154, please refer to the "PFS154 Datasheet" on PADAUK's official website.

The built-in 2K-bit EEPROM, as an I<sup>2</sup>C-compatible serial EEPROM (electrically erasable programmable memory) device, contains a 256×8-bit memory array with 8 bytes per page, which can provide more data storage for the MCU Take space.

The main storage space of YFS1544 are as follows:


- MTP ROM (Word): 1.9K
- SRAM (Byte) : 128
- EEPROM: 2K bit = 256×8bit = 32 pages × 8 byte

# 2. Application


- toys
- home appliances
- Downlights, LED light ornaments, etc.
- LCD display
- General electronics

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

## 3. Ordering / Package Information



YFS1544-S08A(SOP8-150mil)



YFS1544-S16A(SOP16-150mil)



# 8bit MTP Type IO Controller, with 2K-bit EEPROM

Pin	Input / Output				Special features							
Name	1/0	Pull- high	Wake- up	open-drain output	Crystal	Compar ator	PWM	External interrup	External Reset	EEPROM	Writing	1/2VDD
PA0	V	$\sqrt{}$	√			СО	PG0	INT0				COM2
PA3	<b>V</b>	√	V			CIN-	TM2 PG2				V	COM4
PA4	<b>√</b>	$\sqrt{}$	V			CIN+ CIN-	PG1					СОМЗ
PA5	<b>V</b>	√	√	√			PG2		V		<b>V</b>	
PA6	<b>V</b>	<b>V</b>	<b>V</b>		X2						√	
PA7	<b>V</b>	<b>V</b>	<b>V</b>		X1							
PB0	<b>V</b>		√					INT1				COM1
PB1	<b>V</b>		√									
PB2	<b>V</b>	√	V				TM2 PG2					
PB3	V	$\sqrt{}$	√							EVDD		
PB4	V	$\sqrt{}$	$\sqrt{}$							SCL		
PB5	<b>V</b>	<b>V</b>	<b>V</b>							SDA		
PB6	<b>√</b>	√	V			CIN-	TM3 PG1					
PB7	V	√	V			CIN-	TM3 PG1					
VDD											$\checkmark$	
GND										EGND WP	√	

- 1. All I/O pins have: Schmitt trigger input: CMOS voltage reference bit.
- 2. When a pin is used as a PWM output port, its IO function is automatically deactivated.

注意

- 3. When the PA5 pin is set as an input, please connect a 33  $\Omega$  resistor in series for systems requiring high immunity.
- 4. VDD/AVDD: VDD is the MCU power supply and AVDD is the analog positive power supply. Inside the MCU, AVDD and VDD are connected together (double bonding), while outside the same pin.
- 5. GND/AGND: GND is the MCU ground pin, AGND is the analog ground pin. Inside the MCU, AGND

## 8bit MTP Type IO Controller, with 2K-bit EEPROM

and GND are connected together (double bonding), while outside is the same pin.

- 6. EVDD/EGND: EEPROM power supply pin; S16 package EVDD by a separate pin external power supply; S08 package EVDD internal connection in the PB3, when using the EEPROM, please be sure to PB3 output high in the program.
- 7. EEPROM address lines E0, E1 and E2 are pulled down to EGND by default.
- 8. PB4 and PB5 are the normal I/O ports of the YFS1544, but they are dedicated to communicating with the EEPROM internally, and are not available for other external uses.
- 9. WP is the EEPROM write-protect input for hardware data protection. When it is connected low, the EEPROM can be read/written normally, when it is high, the EEPROM can only be read but not written; this pin is open in the S16 packages, and WP of the S08 package has been connected to GND internally.

#### 4. EEPROM Device Characteristics

## 4.1. Reliability Parameters [1]

Symbol	Description	Min	Тур	Max	Unit
EDR [2]	Endurance	1,000,000			Write Cycle Time
DRET	Data retention	100			year

#### Notes:

- [1] This parameter is determined by characterization and is not 100% tested
- [2] Conditions: 25°C, 3.3V, page mode.

#### 4.2. Capacitance [1]

Symbol	Description		Unit	Conditions
C <sub>I/O</sub>	Input / Output Capacitance (SDA)	8	pF	V <sub>I/O</sub> =GND
CIN	Input Capacitance (E0, E1, E2, WCB, SCL)	6	pF	V <sub>IN</sub> =GND

Notes: [1] Conditions:  $T_A = 25$  °C, F = 1MHz,  $V_{CC} = 5.0$ V.

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

## 4.3. DC Characteristics

Unless IMPORTANT NOTICE, the following data are measured at  $V_{CC}$  = 1.7V ~ 5.5V,  $T_A$  = -40  $^{\circ}C$  ~ 85  $^{\circ}C$ 

Symbol	Description	Min	Тур	Max	Unit	Conditions
E2Vcc	DC supply voltage	1.7		5.5	V	
	01	-	-	1.0	uA	V <sub>CC</sub> = 3.3V, T <sub>A</sub> = 85°C
I <sub>sb</sub>	Standby Current	-	-	3.0	uA	V <sub>CC</sub> = 3.3V, T <sub>A</sub> = 85°C
I <sub>CC1</sub>	Supply Current	-	0.2	0.4	mA	V <sub>CC</sub> =5.5V, read@400Khz
I <sub>CC2</sub>	Supply Current	-	0.8	1.6	mA	V <sub>CC</sub> =5.5V, write@400Khz
lu	Input Leakage Current	ı	0.1	1.0	uA	V <sub>IN</sub> = V <sub>CC</sub> or GND
ILO	Output Leakage Current	-	0.05	1.0	uA	Vout = Vcc or GND
VIL	Input Low Level	-0.6	ı	0.3V <sub>CC</sub>	>	
Vıн	Input High Level	0.7Vcc	ı	Vcc+0.5	<b>V</b>	
V <sub>OL1</sub>	Output Low Level Vcc= 1.7V (SDA)	-	-	0.2	V	I <sub>OL</sub> = 1.5 mA
V <sub>OL2</sub>	Output Low Level Vcc= 3.0V (SDA)	-	-	0.4	V	I <sub>OL</sub> = 2.1 mA

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

#### 4.4. AC Characteristic

Unless IMPORTANT NOTICE, the following data are measured under  $V_{CC}$ = 1.7V ~ 5.5V,  $T_A$  = -40 °C~ 85°C ,  $C_L$ =100pF, and the test conditions are in Notes [2].

	Symbol Description		.7≤V <sub>cc</sub> <2	.5	2			
Symbol			Тур	Max	Min	Тур	Max	Unit
f <sub>SCL</sub>	Clock Frequency, SCL	-	-	400	-	-	1000	KHz
tLOW	Clock Pulse Width Low	1.3	-	-	0.4	-	-	us
t <sub>HIGH</sub>	Clock Pulse Width High	0.6	-	-	0.4	-	-	us
t <sub>AA</sub>	Clock Low to Data Out Valid	0.05	-	0.9	0.05	-	0.55	us
tı	Noise Suppression Time	-	-	0.1	-	-	0.05	us
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start	1.3	-	-	0.5	-	-	us
thd.sta	Start Hold Time	0.6	-	-	0.25	-	-	us
t <sub>SU.STA</sub>	Start Setup Time	0.6	-	-	0.25	-	-	us
t <sub>HD.DAT</sub>	Data In Hold Time	0	-	-	0	-	-	us
tsu.dat	Data In Setup Time	0.1	-	-	0.1	-	-	us
t <sub>R</sub>	Inputs Rise Time <sup>[1]</sup>	-	-	0.3	-	-	0.3	us
t <sub>F</sub>	Inputs Fall Time <sup>[1]</sup>	-	-	0.3	-	-	0.1	us
tsu.sto	Stop Setup Time	0.6	-	-	0.25	-	-	us
t <sub>DH</sub>	Data Out Hold Time	0.05	-	-	0.05	-	-	us
twr	Write Cycle Time	-	-	5	-	-	5	ms

#### Notes:

- [1] This parameter is determined by characterization and is not 100% tested.
- [2] AC measurement conditions:
  - ♦ R<sub>L</sub> (connected to V<sub>CC</sub>): 1.3k (2.5V, 5.5V), 10k (1.7V)
  - ♦ Input pulse voltage: 0.3Vcc ~ 0.7Vcc
  - ♦ Input rise/fall time: ≤50ns
  - ♦ Input/output timing reference voltage: 0.5V<sub>CC</sub>



## 5. Internal communications

## 5.1. Bus Timing




Fig 1: Bus Timing Diagram

## 5.2. Write cycle timing

The write cycle time,  $t_{WR}$ , is the time from the valid end signal of a write sequence to the end of the internal clear/write cycle.




Fig 2: Write cycle timing diagram



#### 5.3. EEPROM communication signal

The communication signal line between EEPROM and MCU is as follows:

EEPROM\_SDA <==> MCU\_PB0, EEPROM\_SCL <==> MCU\_PB2

Data changes on the SDA pins can only be done with SCL low, and SDA changes during SCL high will represent start and end signals.




Fig 3: Data Validity

#### 5.3.1. Start and stop signals (Start / Stop)

With SCL high, a change in the rising or falling edge of the data line SDA will indicate the beginning or end of the data transfer as shown below:




Fig 4: Start and stop signals



#### 5.3.2. Response Signal (ACK)

After each byte (8 binary bits) is received, at the ninth clock signal, the EEPROM will respond with a low-level ACK response signal on SDA to indicate that the current device has received a byte. The transmission of the next byte can begin. The timing diagram is as follows:




Fig.5: Response signal

#### 5.3.3. Standby mode

The built-in EEPROM of YFS1544 has a low-power standby mode, which can be enabled by the following conditions:

- a. After powering connected;
- b. Receive end signal in read mode;
- c. After completing all internal operations.

#### 5.3.4. Software Reset

After protocol interruption, power off or system reset, the EEPROM can be reset through the following steps:

- a. Create a start signal;
- b. Enter 9 clocks continuously;
- c. Create another start signal followed by an end signal.

After completing the above steps, the EEPROM can perform the next communication, as shown in the figure below.

# 8bit MTP Type IO Controller, with 2K-bit EEPROM




Fig.6: Software reset signal

#### **5.4. EEPROM communication signal**

#### 5.4.1. Device address

In the YFS1544 series, the device address of EEPROM is 0B1010\_000\_x. Among them, the numbers of Bit7 - Bit1 are fixed, and the lowest bit Bit0 is used as the read and write operation bit R/W, which can be 0 or 1. When the R/W bit is 0, the device performs a write operation by default; conversely, when the R/W bit is 1, the device performs a read operation by default.

The EEPROM will compare the address code in the read/write operation command with the actual address of the device 0B1010\_000\_x. If the compared device addresses are consistent, the device will output a "0" to respond. Otherwise, the device will return to standby state.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 (E2)	Bit 2 (E1)	Bit 1 (E0)	Bit 0 (LSB)
1	0	1	0	0	0	0	R/W

#### 5.4.2. Data Address

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
A7	A6	A5	A4	A3	A2	A1	A0

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

#### 5.4.3. Single Byte Write Operation

The write single-byte instruction can only write one byte of data to an address in the chip at a time.

First, a start signal is sent to notify the chip to start command transmission, and then the set device address is transmitted. At this time, the R/W bit should be set to 0, followed by the eight-bit data address, and then the eight-bit data word to be written. Finally, the end signal is sent to indicate the end of this instruction.

The EEPROM returns an answer signal ACK to the MCU after receiving the device address, data address and data word.

After receiving the end command, the EEPROM will enter an internally timed write cycle in which all inputs are disabled and the EEPROM will not respond until the write is completed.




Fig.7: Single byte write timing diagram

#### 5.4.4. Page Write Operation

The initialization of page write is the same as that of byte write, but the MCU will not send a stop condition after the first data word is locked. Instead, after the EEPROM acknowledges receipt of the first data word, the MCU can transmit more data words. The EEPROM will respond with a "0" after receiving each data word. After the page write data is written, the stop condition must be used to terminate the page write operation.



# 8bit MTP Type IO Controller, with 2K-bit EEPROM




Fig.8: Page write timing diagram

The lower three bits of the data word address are internally incremented after each data word is received. The higher data word address bits are not incremented and the memory page row location is retained. When the internally generated data address reaches a page boundary, the subsequent data bytes to be written are rewritten at the beginning of the same page.

If more than 8 data words are transferred to the EEPROM, the data word address will be flipped and the previous data will be overwritten. Address rollover during a write is from the last byte of the current page to the first byte of the same page.

#### 5.4.5. Answer Polling

Once the internally timed write cycle is started, the EEPROM will disable all inputs. At this time, the MCU can use acknowledgment polling to determine whether the EEPROM internal write is complete. Acknowledging a poll operation involves sending a start condition followed by the device address word. The R/W bit represents the desired read/write operation. Only when the internal write cycle is completed will the EEPROM respond with a "0", allowing the read/write operation to continue.

#### 5.4.6. Read operation

Read operations are initiated in the same manner as write operations, except that the Read/Write select bit (R/W) in the device address word should be set to '1'. There are three types of read operations: current address read, random address read and sequential read, which are introduced separately below.

#### 5.4.7. Read current address

The EEPROM internal address counter maintains the last address accessed during the last read or write operation and increments it by one. This address will remain valid between operations as long as the chip remains powered.

When the MCU sends the device address with the R/W bit set to "1" and receives a response from the EEPROM, the data word of the current address will be sent out with the clock. After receiving the data transmitted by the EEPROM, the MCU does not need to send a low-level ACK to the EEPROM. It can directly pull SDA high and wait for one clock before sending the end signal.




Fig.9: Read current address timing diagram

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

#### 5.4.8. Random Read

Random reads require a "pseudo" byte write operation to load the data word address. Once the EEPROM receives the device address and data address and acknowledges the ACK, the MCU must give another start condition and then send a device address with R/W high to initiate the read operation.

EEPROM identifies the device address, and after responding to ACK, it continuously sends data words with the clock.

The MCU does not respond to "0", but generates an end condition, as shown in Figure 10




Fig 10: Random read timing diagram

#### 5.4.9. Sequential Reading

A sequential read is initiated by the currently read address or a random read address.

After receiving a data word, the MCU will respond with ACK. As long as the EEPROM receives an ACK, it continues to increment the data word address and output sequential data words continuously.

When the memory address limit is reached, the data word address is rolled over and sequential reading continues. Address rollover during a read is from the last byte of the last memory page to the first byte of the first page.

The sequential read operation will terminate when the MCU does not respond with "0" but generates an end condition, as shown in Figure 11.




Fig.11: Sequential Read Timing

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

### 6. Programming

#### 6.1 Normal Programming

YFS1544 has a total of 5 programming pins, which are: VDD, PA3, PA5(VPP), PA6, GND.

YFS1544 can only be programmed with **5S-P-003 and above versions of the writer.** And must specify the package specification in the code project "extern.h" file, the instruction is as follows: (The software environment defaults to S08 package, the IC using S08 package specification does not need to use this instruction. Note: This instruction can be used only after **IDE\_0.99D9.**)

When using the YFS1544-S16A: .Package S16,No\_CHK\_ALL




Fig 12: Example of Specify Package Specification Instruction

#### In addition:

when programming S08 package, P003 only need to insert JP2, the front of the empty 4 cells can be placed;

When programming S16 package, P003 only needs to be inserted into JP2 and placed in the top frame on the front side.



#### 6.2 On-Board Programming

When using the YFS1544-S08A for on-board programming : .Package S08,No\_CHK\_ALL,ON\_Board

When using the YFS1544-S16A for on-board programming : .Package S16,No\_CHK\_ALL,ON\_Board

```
#include
XDM4104 files
                      #include
                                  IIC.H
                                               //E2的头文件
Source Files
  ₩ XDM4104.C
                      byte Data_A;
  Header Files
  extern.h
                              FPPA0 (void)
                      void
  M IIC.H
  Include files
                              .Package S08, No_CHK_ALL, ON_Board
                              .Package S16, No CHK ALL, ON Board
  MANUAL XDM4104.INC
                          _ADJUST_IC SYSCLK=IHRC/8, IHRC=16MHz, UDD=5U,Init_RAM;
  M XDM4104.PRE
```

Fig 13: Example of Specify Package Specification Instruction of On-Board

# 7. Typical Application

The following circuit diagram is one of the typical applications of the YFS1544 series, and is here for the user's reference only.




Fig 14: YFS1544 typical application schematic.

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

## 8. Project file Demo

The Demo contains the program framework of YFS1544 and the example of E2; please contact our FAE for the engineering documents.

```
■ PADAUK - 1.03D2 (Proj : C.\Users\...\YF$1544\YF$1544\YF$1544.PRJ) - [C:\..\YF$1544\YF$1544.C]
● 档案(P) 编辑(E) 检视(M) 执行(M) 除错(D) 整口(M) 求助(H) 程序产生器 使用手册
#include
#include
     ∰ YFS1544 files
□ ➡ Source Files
□ ¥ YFS1544.C
□ ➡ Header Files
                                                                             IIC.H
                                                          byte Data A;
                                                          void FPPA0 (void)
            E extern.h
Include files
E YFS1544.INC
                                                                 _ADJUST_IC SYSCLK=IHRC/8, IHRC=16MHz, VDD=5V,Init_RAM;
     © YF51544.INC
© YF51544.PRE
© IIC.H
© Window (Ctrl+Tab)
© YF51544.CR
© YF51544.PRE
© ... View ...
○ FPPA0
                                                                                                        //PB6 (EVDO) Output High, power supply to E2 (required)
//PB6 (SDA) must be set to 1 to complete the normal communication of E2, other IOs are configured on demand
//If you need to turn off the IO digital enable to prevent leakage in Stopexe mode, turn on the digital enable after waking up.
                                                                 $ PB.6 out,high;
                                                                 while (1)
                                                                        address = 1; // address 1
date_SAVE = Data_A; // save date Data_A
write_add();
                                                                        address = 1; // address 1
read_add();
Data_A = date_SAVE; // read_date_Data_A
                                                                       Interrupt (void)
                                                                  if (<u>Intrg</u>.T16)
                                                                        // User can a 
Intrq.T16 =
```


Fig 15: Project file Demo file display





# 9. Package Information

YFS1544 is available in SOP8 and SOP16 packages, the specific size parameters are as follows:

SOP8(Pitch=1.27mm=0.05inch, Body Width=3.9mm=150mil=0.15inch)










	MILLIMETERS					
SYMBOLS	MIN	MAX				
Α	-	1.75				
A1	0.10	0.25				
A2	1.25	-				
b	0.31	0.51				
С	0.10	0.25				
D	4.90	BSC				
E	6.00	BSC				
E1	3.90	BSC				
е	1.27	BSC				
L	0.40	1.27				
h	0.25	0.50				
θ°	0	8				

# 8bit MTP Type IO Controller, with 2K-bit EEPROM

## SOP16(Pitch=1.27mm=0.05inch, Body Width=3.99mm=150mil=0.15inch)







	MILLIMETERS				
SYMBOLS	MIN	MAX			
Α	-	1.75			
A1	0.10	0.25			
A2	1.25	-			
b	0.31	0.51			
С	0.10	0.25			
D	9.90	BSC			
E	6.00	BSC			
E1	3.90	BSC			
е	1.27	BSC			
L	0.40	1.27			
h	0.25	0.50			
θ°	0	8			